**4M** 

9M

Reg. No:

## SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

### B.Tech II Year II Semester Supplementary Examinations Dec 2019 COMPUTER ORGANIZAION & ARCHITECTURE

(ELECTRONICS AND COMMUNICATION ENGINEERING)

Time: 3 hours Max. Marks: 60

(Answer all Five Units  $5 \times 12 = 60$  Marks)

### UNIT-I

- a Sketch the internal organization of CPU out with its functionalities and block 8M diagram.
  - **b** Write about hierarchy of buses, bus signals and its functionalities.

- a List out the general aspects of ROM, RAM and I/O interfacing modules. **4M** 
  - b Design a relatively simple computer which incorporates 8K RAM, 8K ROM, I/O **8M** interfacing modules along with processor.

### UNIT-II

- a Implement hardware for multiplying two fixed-point binary numbers in signed-3 3Mmagnitude representation along with its flowchart.
  - **b** Explain in detail about booth multiplication algorithm with an example.

- a What is the use of program control instructions? Mention its typical instructions. **6M 6M** 
  - **b** Describe the importance of BCD in digital system design.

## UNIT-III

- a Design a 4-bit ALU which performs arithmetic, Logical and shift operations. 5M
  - **b** Explain about address sequencing in control memory with neat diagrams. 7M

- a Implement a 4-bit combinational circuit shifter using Multiplexer. 7M
  - b Illustrate the phases involved in decoding of micro operation fields with necessary **5M** diagrams.

# JNIT-IV

- a Explain Virtual address Mapping using Pages with necessary examples. **7M 5M** 
  - **b** Elaborate how DMA bypasses CPU and speeds up the memory operation.

- a What is Locality of Reference and explain about Cache memory in detail. 5M
  - b Discuss the Memory Hierarchy in computer system with regard to Speed, Size and 7MCost.

# **UNIT-V**

- a Illustrate the behavior of a pipeline using space-time diagram. **8M** 
  - b Justify how parallel processing improves the performance of multiprocessing 4M environment

### OR

- 10 a With examples, Explain four segment CPU pipeline and Timing of instruction **6M** 
  - **b** Write about Time shared common bus and multiport memory. **6M**